PIC16C55A-04/P【PDF 96/194 页】IC MCU OTP 512X12 28DIP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3875

92页 93页 94页 95页 [96页]97页 98页 99页 100页

PIC18F2450/4450

2006 Microchip Technology Inc.

Advance Information

DS39760A-page 183

17.0

HIGH/LOW-VOLTAGE DETECT

(HLVD)

PIC18F2450/4450 devices have a High/Low-Voltage

Detect module (HLVD). This is a programmable circuit

that allows the user to specify both a device voltage trip

point and the direction of change from that point. If the

device experiences an excursion past the trip point in

that direction, an interrupt flag is set. If the interrupt is

enabled, the program execution will branch to the

interrupt vector address and the software can then

respond to the interrupt.

The

High/Low-Voltage

Detect

Control

(Register 17-1) completely controls the operation of the

HLVD module. This allows the circuitry to be “turned

off” by the user under software control which minimizes

the current consumption for the device.

The block diagram for the HLVD module is shown in

Figure 17-1.

REGISTER 17-1:

HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER

R/W-0

U-0

R-0

R/W-0

R/W-1

R/W-0

R/W-1

VDIRMAG

—

IRVST

HLVDEN

HLVDL3(1)

HLVDL2(1)

HLVDL1(1)

HLVDL0(1)

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 7

VDIRMAG: Voltage Direction Magnitude Select bit

= Event occurs when voltage equals or exceeds trip point (HLVDL3:HLDVL0)

= Event occurs when voltage equals or falls below trip point (HLVDL3:HLVDL0)

bit 6

Unimplemented: Read as ‘0’

bit 5

IRVST: Internal Reference Voltage Stable Flag bit

= Indicates that the voltage detect logic will generate the interrupt flag at the specified voltage

trip point

= Indicates that the voltage detect logic will not generate the interrupt flag at the specified voltage

trip point and the LVD interrupt should not be enabled

bit 4

HLVDEN: High/Low-Voltage Detect Power Enable bit

= HLVD enabled

= HLVD disabled

bit 3-0

HLVDL3:HLVDL0: Voltage Detection Limit bits(1)

1111

= Reserved

1110

= Maximum setting

0000

= Minimum setting

Note 1:

See Table 21-4 in Section 21.0 “Electrical Characteristics” for specifications.

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式